Introduction
In order for high level design tasks such as HighLevel Synthesis (HLS) to produce reliable results, such tasks must rely on realistic and accurate models of hardware components. Without such realistic models, designs tasks essentially proceed in a blind fashion, which could result in designs not satisfying cost and/or timing constraints. Such an approach would result in unnecessary iterations through the design cycle and would increase the design turn around time and potentially, would decrease the competitiveness of the design method itself.
Much of the earlier design prediction work assumed the existence of netlist-based design descriptions as inputs, and hence produced netlist-based estimators [ 11. While such tools provide an excellent feedback to the designer on the design quality, they can only be used after the design data path is synthesized, hence they provide back-end feedback. However, if the designer starts with no feedback at all, or with incorrect feedback, then there is no guarantee that the design decisions initially made would indeed be the correct ones which would produce the desired outcome. Thus it is 'This work was supported by a MICRO grant from the University of Califomia and Compass Design Automation Inc., and by a Fellowship from the Korea Organization of Science and Engineering Foundation.
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In order to achieve this goal, we have studied the problem of providing lower bound estimates on resources given a control and data flow graph description of the design and a performance goal expressed as clock cycle constraint. The main features of our approach are the following:
1. It employs a comprehensive cost model which includes a realistic measure of both functional and storage resources. Our studies of state-of-the-art libraries of RT level components indicate that register cost can easily surpass those of "large" Functional Units (FUs), such as adders. Table 1 shows such an example from the VTI 0 . 8~ cell library.
2.
It is based on a unified paradigm which analyzes lifetimes of resources (be it FUs or registers) to determine lower bounds on these resources. This allows the user to analyze the tradeoffs of resource allocation.
3.
It assumes a more accurate timing model which includes the delays of FUs, registers, and interconnects.
We have developed efficient algorithms and heuristics to support this model. Our initial experiments on standard HLS benchmarks [2] indicate that this model is quite accurate. Our model is more comprehensive than previous ones, and can be further expanded to account for additional physical design effects such as interconnect cost. Finally, this estimation scheme naturally lends itself to encapsulation within system level synthesis frameworks by providing early and accurate estimates of design quality when large behavioral descriptions are partitioned onto several chips, without the need of running HLS tools to obtain full design netlists.
Previous Work
There is some recent work for estirnating lower bounds on area cost and total control steps (or csteps) [3, 4, 5, 6 , 7, 8, 9 , 10, 11, 121. All of these works (with theexception of [7] , [lo] , [ 111, and [ 121) are mainly concerned with FUs in their area cost models. The work in [3] proposes a mathematical model for predicting the area-delay curve. [4] proposes an ILP formulation for lower bound estimation of performance given resource constraints.
[5] addresses lower bounds on time and FU cost for functional pipdined data flow graph, but not register cost. [6] also addrlesses lower bounds on time and FU cost. It uses these two estimation algorithms to predict system level area-delay curve. However, it does not feature register cost estimation, either. An extension of the work in [3] is described in [7] and addresses lower bounds on time and area cost including interconnect cost, but not register cost. [8] presents a formal approach which seems to estimate FU cost better than 141 and 171 in some benchmarks. It considers the interdependency of the bounds of different FU types, but not registers in estimation. [9] finds the lower bound on FU cost ancl utilizes it in finding an optimal scheduling result effectively. [ 101 uses an ILP formulation in calculating lower bound:; on the number of FUs, registers, and buses separately. However, it does not take into account the dependencies among the number of resources of each type in estimating the lower bounds, and furthermore the solution can be computationally expensive. [ 111 presents an integrated area-delay prediction model which includes FU, register, and interconect costs for use in system level partitioning. Finally, [ 121 considers a generalized memory hierarchy scheme for a hardware/soitware co-design model and predicts the sizes of the various memory components to achieve a given performance goal. Figure 1 shows the overall structure of the area cost estimation algorithm LBE. In this paper, ASAPi(ALAPi) denotes the earliest (latest) cstep in which operation Oi can be started without violating both timing constraint and precedence relations between operations, and ASAP,'(ALAP,!) denotes the last cstep where operation Oi is completed when it is scheduled in ASAPa (ALAPi) cstep. In determining these values for each operation, we take into account the pre-defined transfer delay including the delays of registers and interconnects along with the delay of FU itself, thus providing a more sophisticated timing rodel. In this paper, the cstep interval [ASAPi, ALAP;] is Icalled the timeframe of operation Oi. We estimate the FU cost and register cost using these time frames.
The Area Cost Estimatioin Algorithm
In this paper, we assume that the register cost is a secondary cost with respect to FU cost. That is, we assume that the FU cost estimation is performed before the register cost estimation as in the traditional methods, where scheduling is first performed to minimize the FU cost and subsequently values are assigned to registers so as to minimize register cost. In this sense, estimating the number of registers does not necessarily correspond to an absolute lower bound, but to a conditional lower bound on register cost subject to the estimated FU cost. Our scheme, however, is flexible to allow modification of the estimation order between FUs and registers. Figure 2 shows an input DFG of the differential equation example which solves the 2nd order differential equation y" + 5xy' + 3y = 0, and Figure 3 shows the initial time frames of the operations when the maximum delay is 80 ns and the clock period is 20 ns. In this example, we assume that the pre-defined transfer delay is 4.5 ns, and that additions, comparisons, and subtractions are executed by ALUs with 15 ns delay and multiplications by multipliers with 15 ns delay.
Estimating a Lower Bound on FU Cost

Basic idea
The basic idea behind the FU cost estimation scheme stems from the pigeon hole principle: if N operations are scheduled For example, the four multiplications 0 1 , 0 2 , 0 3 , and 0 6 in Figure 3 are guaranteed to be executed in cstep interval 2 ] , since their time frames are fully included in this interval. So [4/2] = 2 is estimated as a candidate of the lower bound on the number of multipliers for this interval. To get a tighter lower bound, these candidates are estimated over all the cstep intervals and the maximum one is selected. In this case, maz(O,l, 2 ) = 2 is finally chosen as the lower bound on the number of multipliers. In a similar way, the lower bound on ALU count is estimated as 2.
The above basic idea is generalized to sugport multicycling, chaining, and functional pipelining of operations. As for the pipelined operations, we only have to count the first stage of them in estimating the lower bound on the number of the pipelined FUs [ 131. Therefore, for each pipelined operation Oi, we assume that ASAP;' and ALAP,' are equal to ASAPi and ALAPi respectively, and then apply the same procedure above.
An estimated lower bound on the total FU cost is derived by applying the above procedure for all the types. 
Refining the lower bounds
Once the lower bounds on FU counts are estimated using the above procedure, we can use those bounds as an initial solution which is further refined to obtain tighter lower bounds.
First, each FU is assumed to be used as many as the initial lower bound on the number of FUs of that particular type. This constraint may restrict the time frames of the operations to be scheduled.
For example, the initial time frame of O3 is [ 1,2] as shown in Figure 3 . However, if we assume that the number of multipliers available is equal to the lower bound on the number of multipliers(= a), O3 cannot be scheduled into cstep 1, since at least 2 other multiplications 0 1 and 0 2 are guaranteed to be scheduled into cstep 1. Therefore, the time frame of 0 3 shrinks to [2,2]. In a similar way, we can adjust the A L A P times of the operations. More sophisticated methods, which restrict the time frames effectively under the resource constraints, can be found in [13] and [14] . Figure 5 shows the time frames of the operations modified by this update procedure. In this example, time frames of operations O3,O4,O5, 0 7 , 0~, and 0 9 are modified compared with those in Figure  3 .
If there is any adjustment in the time frames, we estimate the lower bounds again using the modified time frames to get tighter lower bounds. In this example, there is no update in the eshmated Fu cost because the initial lower bound estimation is exactly the same as the optimal one. This update procedure, however, is particularly effective in estimating a better register cost when it is a secondary cost with respect to 
Register Cost Estimation
Basic technique
The main difficulty in estimating the register cost arises from the fact that no prior scheduling is assumed. This means that the lifetimes of variables are not known a priori, since these lifetimes are only known once scheduling is performed. Therefore, the estimation approach should consider all the possible lifetimes of all the variables. Figure 6 shows our register cost estimation algorithm. In this algorithm, the weight of a variable K , j , denoted by Wi [l, totad cstep number + 11 to get a tighter lower bound and then si:lect the maximum one as the lower bound on the register count.
This basic technique, however, suffers from a serious drawback: in most cases, the weight of a variable is usually too small, and thus this basic procedure would yield a trivial lower bound on the register cost. In order to alleviate this problem, we need to find the largest possible weights for the variables. As mentioned before, the update procedure described in Section 4.2 helps increase their weights by restricting the time frames of operations, when the FU estimation is performed before register estimation. For further improvements, however, we apply two additional techniques: Fanout Reduction and Variable Merging. Table 2 shows the variables and their weights before and after these improvement techniques are applied. 
Fanout reduction
Consider two shared variables K,j and K,k, which have the same source Oi and thus represent the same data value. If
Oj is guaranteed to be completed before O k , then K,j does not need to be considered when computing the register cost estimate, since the lifetime of K,j is always included in that of K,k. For example, if ALAPj' 5 ASAP; or 0 1 , is data dependent on Oj, then we only have to consider Q , k in our basic procedure. This technique will help reduce the total problem size and also simplify the variable merging problem explained later.
As an example, the two fanouts y1 and y2 in Figure 2 have the same source but different destinations: 0 3 and 0 8 respectively. For these shared variables, the condition "ALAP; 5 ASAP;" is satisfied when the total number of csteps is 4 (see Figure 5) . So we only have to consider the variable yz in estimating the register cost. In a similar way, u1 and uz are reduced by u g , x1 by 2 2 , and e by x1 respectively.
Variable merging
Since our goal is only in counting the number of registers, we do not need to assume a particular register binding. In this case, the lifetimes of some variables can be merged for the purpose of estimation only. For example, if Oj is not pipelined, two variables x,I and 4 , k can be merged as a new variable, say T/,k, with a larger weight, since they cannot be active at the same time. This modification helps increase E", ~V i , j ,~ in Figure 6 and also reduces the number of variables or problem size. In this technique, shared variables are not considered for merging. However, by the fanout reduction procedure described above, we can reduce the number of shared variables.
As an example, the two variables 2 2 and xi in Figure 2 can be merged as a new variable, since the destination of 2 2 is the source of xl. In this case, the initial weight of the new variable is 5, while the sum of the weights of the old two variables is 4, as shown in Table 2 . As a result, our algorithm computes Mi,j,z for the new merged variable as 1 when the interval 2 = [a, 21, while Mi,j,zs for the old variables are 0 respectively for the same interval. In a similar way, we can merge other variables as shown in Table 2 .
The 
Experimental Results
In order to validate the proposed lower bound estimation algorithms, we applied them to three well-known high level synthesis benchmarks from the HLS benchmark suite [2] : (1) the 2nd order differential equation, (2) the 5th order elliptic wave filter (EWF), and (3) the AR filter. Experimental results on these benchmarks are given in Tables 3, 4 , 5, 6, and 7. In these experiments, we assumed that clock period is 20 ns and the total transfer delay including register and interconnect delay is 4.5 ns. The Fu delays are specified in the tables. The CPU time for each experiment is less than 0.05 seconds on a SUN 4 workstation. Basically we compared our results with OASIC [lo] , ILP approach [15] , HAL [16] , and InSyn [17] . In many cases, however, we could find some better designs (denoted by 'Manual Design' in the tables) with less register cost than the designs reported in [ 151 and [16] , though they are not optimal in some cases. As a result, these designs help us compare more accurately our estimates (especially register cost) with those of the actual
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Reg. The results are quite encouraging, indicating that the lower bound estimation algorithms achieve perfect accuracy with respect to estimating the functional unit requirements. The estimated lower bound on register count is also quite accurate as shown in the tables. We note here that the register cost estimate predicts a lower bound on register count across all possible schedules that can be accomplished given the FU resources. In most cases, the lower bound on register cost is equal to the actual register count. In other cases, the bound is 1 or 2 registers below the actual count. Note that no prior scheduling is assumed in our estimation. Figure 7 shows the behavioral "shape function" that is generated for the EWF example (Table 4) , and the predicted lower bound shape function. The area and delay figures for the adders, multipliers, and registers were generated using the VTI 0 . 8~ data path library described in Table 1 . We note that the layout areas of a register and an adder are quite comparable in this library, indeed the register cost is slightly more than the adder's. This suggests that the register cost is as significant as the adder cost and must be considered in order to have realistic estimation of the overall design area. 
Conclusions
We presented an LBE technique that accounts for functional and storage units with a finer giranularity of time, and presented experimental results of our approach on several HLS benchmarks. These results confirm the importance of accounting for both storage and functional units in lower bound estimation. Our estimates for functional unit and storage requirements are quite accurate and validate our approach for these examples.
As we move towards sub-micron technologies, the effects of interconnects will begin to dominate the design. Our present model does not estimate interconnect and multiplexing costs and delay, but the timing model can accommodate such estimates once available. Currently, the user provides some initial estimates of such delays. Once an RT level structure is further defined, it is possible to use accurate layout-based estimation schemes [ 11 to quickly get a better prediction of the interconnect delay before committing to a costly layout step. Clearly, better accounting for interconnect is needed and will be addressed in future work.
